



20070501 Exhibit H1 to H6 - Claim Charts for 799.pdf

EXHIBIT H-1

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - IEEE Standard 1212.1

Claim Language	IEEE Standard 1212.1
<p>1. A data processing system comprising:</p>	<div data-bbox="602 380 1390 940">  <p>1) Processor (Initiator) allocates system memory, writes structures and data 2) Initiation message (with data pointers) put in Initiation (outbound) queue 3) Responder triggered to service initiation queue 4) Responder consumes initiation message from initiation queue 5) Responder block-copies data to/from System Memory 6) Responder puts completion message in completion (inbound) queue 7) Responder triggers Initiator to service completion queue 8) Initiator consumes completion message from completion queue 9) Processor delivers inbound data and frees resources</p> </div> <p style="text-align: center;">Figure 1.2—DMA execution model</p> <p>The <i>IEEE Standard</i> describes a data processing system. See generally, <i>IEEE Standard 1212.1</i> at 1-5, Fig. 1.2.</p>
<p>one or more requesting processors that generate processor requests directed to one or more peripheral devices;</p>	<div data-bbox="602 1136 1390 1696">  <p>1) Processor (Initiator) allocates system memory, writes structures and data 2) Initiation message (with data pointers) put in Initiation (outbound) queue 3) Responder triggered to service initiation queue 4) Responder consumes initiation message from Initiation queue 5) Responder block-copies data to/from System Memory 6) Responder puts completion message in completion (inbound) queue 7) Responder triggers Initiator to service completion queue 8) Initiator consumes completion message from completion queue 9) Processor delivers inbound data and frees resources</p> </div> <p style="text-align: center;">Figure 1.2—DMA execution model</p> <p>The <i>IEEE Standard</i> discloses a requesting processor (Initiator) that passes messages (i.e., processor requests) to a peripheral device (Responder). See generally, <i>IEEE Standard 1212.1</i> at 1-</p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - IEEE Standard 1212.1

Claim Language	IEEE Standard 1212.1
	5, 46-47, 52, 57-59, Fig. 1.2.
<p>a plurality of peripheral devices that accept the processor requests; and</p>	<div data-bbox="602 352 1382 678"> </div> <p data-bbox="797 716 1170 747">Figure 1.3—One function per node</p> <p data-bbox="586 762 1317 873">The peripheral devices (Unit0, Unit1) accept the messages passed from the processor. <i>See generally, IEEE Standard 1212.1 at 3-7, Fig. 1.3.</i></p>
<p>a controller responsive to the processor requests that creates a plurality of separate pending queues corresponding to each one of the plurality of peripheral devices for queuing the processor requests directed to a particular peripheral device in entries of a corresponding separate pending queue,</p>	<div data-bbox="602 909 1382 1234"> </div> <p data-bbox="797 1266 1170 1297">Figure 1.3—One function per node</p> <div data-bbox="597 1318 1386 1728"> </div> <p data-bbox="789 1759 1195 1791">Figure 1.5—Multiple functions per unit</p> <p data-bbox="586 1806 1373 1873">The pending queues (Initiations) queue requests from the processor and correspond to each one of the peripheral devices</p>



Invalidity Claim Chart for U.S. Patent No. 5,812,799 - IEEE Standard 1212.1

Claim Language	IEEE Standard 1212.1
	<p>(Unit0, Unit1). <i>See generally, IEEE Standard 1212.1</i> at 4-7, Figs. 1.3, 1.5.</p> <p>The <i>IEEE Standard</i> discloses a DMA controller that manages and provides the DMA models (e.g., circular queue, dispatch list, shareable list, and mailbox models). <i>See generally, IEEE Standard 1212.1</i> at 90-92.</p>
wherein at least two separate peripheral devices process the processor requests simultaneously, after retrieving such processor requests from their respective separate pending queues,	<p>The <i>IEEE Standard</i> discloses simultaneous processing of the processor requests by the Responders after the Responders consume the initiation messages from the initiations queues. <i>See generally, IEEE Standard 1212.1</i> at 2-5, Fig. 1.2.</p>
wherein the one or more requesting processors include dependency checking logic that generate non-blocking processor requests.	<p>The <i>IEEE Standard</i> discloses a general purpose processor, which can inherently run software for dependency checking. <i>See generally, IEEE Standard 1212.1</i> at 1-3.</p>
3. The data processing system according to claim 1, wherein the non-blocking processor requests are generated by running real-time processes.	<p>The non-blocking processor requests can be for real-time processes. <i>See generally, IEEE Standard 1212.1</i> at 10.</p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - IEEE Standard 1212.1

Claim Language	IEEE Standard 1212.1
<p>10. A data processing system comprising:</p>	<div data-bbox="602 306 1390 873"> <p>The diagram illustrates the DMA execution model with three main components: Responder (I/O Unit), Memory, and Initiator (Processor). The process is numbered 1 through 9:</p> <ul style="list-style-type: none"> 1) Processor (Initiator) allocates system memory, writes structures and data 2) Initiation message (with data pointers) put in initiation (outbound) queue 3) Responder triggered to service initiation queue 4) Responder consumes initiation message from initiation queue 5) Responder block-copies data to/from System Memory 6) Responder puts completion message in completion (inbound) queue 7) Responder triggers Initiator to service completion queue 8) Initiator consumes completion message from completion queue 9) Processor delivers inbound data and frees resources </div> <p>Figure 1.2—DMA execution model</p> <p>The <i>IEEE Standard</i> describes a data processing system (as shown in Figure 1.2). See generally, <i>IEEE Standard 1212.1</i> at 1-5.</p>
<p>one or more requesting processors that generate non-blocking processor requests directed to one or more peripheral devices;</p>	<div data-bbox="602 1100 1390 1667"> <p>The diagram illustrates the DMA execution model with three main components: Responder (I/O Unit), Memory, and Initiator (Processor). The process is numbered 1 through 9:</p> <ul style="list-style-type: none"> 1) Processor (Initiator) allocates system memory, writes structures and data 2) Initiation message (with data pointers) put in initiation (outbound) queue 3) Responder triggered to service initiation queue 4) Responder consumes initiation message from initiation queue 5) Responder block-copies data to/from System Memory 6) Responder puts completion message in completion (inbound) queue 7) Responder triggers Initiator to service completion queue 8) Initiator consumes completion message from completion queue 9) Processor delivers inbound data and frees resources </div> <p>Figure 1.2—DMA execution model</p> <p>The <i>IEEE Standard</i> discloses a requesting processor (Initiator) that passes nonblocking messages (i.e., processor requests) to a peripheral device (Responder). See generally, <i>IEEE Standard</i></p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - IEEE Standard 1212.1

Claim Language	IEEE Standard 1212.1
<p>a plurality of peripheral devices that accept the non-blocking processor requests;</p>	<p>1212.1 at 1-5, 46-47, 52, 57-59, Fig. 1.2.</p>  <p style="text-align: center;">Figure 1.3—One function per node</p> <p>The peripheral devices (Unit0, Unit1) accept the nonblocking messages passed from the processor. <i>See generally, IEEE Standard 1212.1 at 2-7, Fig. 1.3.</i></p>
<p>a shared memory device; and</p>	<p>System memory is a shared memory device. <i>See generally, IEEE Standard 1212.1 at 5, 19, Fig. 1.2.</i></p>  <ol style="list-style-type: none"> 1) Processor (Initiator) allocates system memory, writes structures and data 2) Initiation message (with data pointers) put in Initiation (outbound) queue 3) Responder triggered to service initiation queue 4) Responder consumes Initiation message from Initiation queue 5) Responder block-copies data to/from System Memory 6) Responder puts completion message in completion (inbound) queue 7) Responder triggers Initiator to service completion queue 8) Initiator consumes completion message from completion queue 9) Processor delivers inbound data and frees resources <p style="text-align: center;">Figure 1.2—DMA execution model</p>



Invalidity Claim Chart for U.S. Patent No. 5,812,799 - IEEE Standard 1212.1

Claim Language	IEEE Standard 1212.1
<p>a memory controller responsive to the non-blocking processor requests that creates a plurality of separate pending queues on the shared memory device corresponding to each one of the plurality of peripheral devices for queuing the non-blocking processor requests directed to a particular peripheral device in entries of a corresponding separate pending queue,</p>	<div data-bbox="602 302 1382 627"> </div> <p data-bbox="802 659 1175 690">Figure 1.3—One function per node</p> <div data-bbox="599 716 1386 1121"> </div> <p data-bbox="794 1152 1192 1184">Figure 1.5—Multiple functions per unit</p> <p data-bbox="586 1205 1403 1352">The pending queues (Initiations) queue the nonblocking requests from the processor and correspond to each one of the peripheral devices (Unit0, Unit1). <i>See generally, IEEE Standard 1212.1 at 2, 4-7, Figs. 1.3, 1.5.</i></p> <p data-bbox="586 1362 1403 1509">The <i>IEEE Standard</i> discloses a DMA controller that manages and provides the DMA models (e.g., circular queue, dispatch list, shareable list, and mailbox models). <i>See generally, IEEE Standard 1212.1 at 90-92.</i></p>
<p>wherein at least two separate peripheral devices process the non-blocking processor requests simultaneously, after retrieving such non-blocking processor requests from their respective separate pending</p>	<p>The <i>IEEE Standard</i> discloses simultaneous processing of the nonblocking processor requests by the Responders after the Responders consume the initiation messages from the initiations queues. <i>See generally, IEEE Standard 1212.1 at 2-5, Fig. 1.2.</i></p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - IEEE Standard 1212.1

Claim Language	IEEE Standard 1212.1
queues,	
<p>wherein the entries include pointers that point to memory locations on the shared memory device.</p>	<p>An entry (transaction-initiation message) includes a pointer to another memory location (message_extension ptr). <i>See generally, IEEE Standard 1212.1 at 82, Fig. 10.7.</i></p> <div data-bbox="602 474 1386 720"> </div> <p>Figure 10.7—16-byte transaction-initiation messages</p> <p>Requests can include pointers to memory locations on the shared memory device (System Memory). <i>See generally, IEEE Standard 1212.1 at 4-5, 50, 62-63, 81, Figs. 1.2, 6.1, 8.1.</i></p> <div data-bbox="599 953 1386 1514"> </div> <p>Figure 1.2—DMA execution model</p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - IEEE Standard 1212.1



Claim Language	IEEE Standard 1212.1
	 <p>Only shared, externally visible fields are shown. (Producer and consumer pointers not visible.)</p> <p style="text-align: center;">Figure 6.1—Dispatch List structures</p>  <p>Only shared, externally visible fields are shown, except for primary_message storage structures (m1—m6) that are hidden in node memory and not standardized (mailbox-hardware-dependent).</p> <p style="text-align: center;">Figure 8.1—Mailbox DMA structures</p>
<p>12. The data processing system according to claim 10, wherein the non-</p>	<p>Higher priority processor requests are processed before lower priority requests. The requests are non-blocking. <i>See generally,</i></p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - IEEE Standard 1212.1


Claim Language	IEEE Standard 1212.1
blocking processor requests are prioritized in the pending queues such that the higher priority non-blocking processor requests are processed before the lower priority non-blocking processor requests.	<i>IEEE Standard 1212.1</i> at 2, 8, 11.

EXHIBIT H-2

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Parks

Claim Language	Parks
<p>1. A data processing system comprising:</p>	<p><i>Parks</i> discloses a data processing system. <i>See generally, Parks</i>, 14:13-40, 15:8-22, 20:66 to 21:3, Figs. 1, 4.</p>  <p style="text-align: right;">FIG. 1</p>  <p style="text-align: right;">FIG. 4</p>
<p>one or more requesting processors that generate processor requests directed to one or more peripheral devices;</p>	<p><i>Parks</i> discloses a host computer with a processor that generates disk requests (i.e., processor requests) to multiple IDE disk drives and/or multiple arrays of IDE disk drives (i.e., peripheral devices) as shown in Fig. 4. <i>See generally, Parks</i>, 14:13-40, 58:9-19, Figs. 1, 4, 13.</p>


Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Parks

Claim Language	Parks
	 <p style="text-align: right;">FIG. 4</p>
<p>a plurality of peripheral devices that accept the processor requests; and</p>	<p><i>Parks</i> discloses multiple IDE disk drives and arrays of IDE disk drives that receive requests from the host computer. A request from the host to read from a disk is shown in Figure 13. See generally, <i>Parks</i>, 14:13-18, 22:23-30, 58:9-12, Figs. 1, 4.</p>



Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Parks

Claim Language	Parks																																												
	<p>Host Request</p> <table border="1"> <tr><td>command</td><td>: 5/5 READ</td></tr> <tr><td>host addr</td><td>: 0x1000</td></tr> <tr><td>1st sector</td><td>: 100</td></tr> <tr><td>count</td><td>: 3</td></tr> <tr><td>drive</td><td>: 0</td></tr> </table> <p>dsk Request</p> <table border="1"> <tr><td>command</td><td>: READ</td></tr> <tr><td>host addr</td><td>: 0x1001000</td></tr> <tr><td>1st sector</td><td>: 100</td></tr> <tr><td>count</td><td>: 6</td></tr> <tr><td>drive</td><td>: 0</td></tr> </table> <p>xfer Requests</p> <table border="1"> <tr><td>command</td><td>: READ</td></tr> <tr><td>host addr</td><td>: 0x2000</td></tr> <tr><td>DON addr</td><td>: 0x1001000</td></tr> <tr><td>count</td><td>: 2</td></tr> <tr><td>command</td><td>: NOP</td></tr> <tr><td>host addr</td><td>: -</td></tr> <tr><td>DON addr</td><td>: 0x1001400</td></tr> <tr><td>count</td><td>: 2</td></tr> <tr><td>command</td><td>: READ</td></tr> <tr><td>host addr</td><td>: 0x3000</td></tr> <tr><td>DON addr</td><td>: 0x1001800</td></tr> <tr><td>count</td><td>: 2</td></tr> </table> <p>Completion called 3 times</p> <p>DDA allocated: 6 Read Buffers 1 dsk Request 3 xfer Requests</p> <p>fork = 3, join = 0</p> <p>FIG. 13</p>	command	: 5/5 READ	host addr	: 0x1000	1st sector	: 100	count	: 3	drive	: 0	command	: READ	host addr	: 0x1001000	1st sector	: 100	count	: 6	drive	: 0	command	: READ	host addr	: 0x2000	DON addr	: 0x1001000	count	: 2	command	: NOP	host addr	: -	DON addr	: 0x1001400	count	: 2	command	: READ	host addr	: 0x3000	DON addr	: 0x1001800	count	: 2
command	: 5/5 READ																																												
host addr	: 0x1000																																												
1st sector	: 100																																												
count	: 3																																												
drive	: 0																																												
command	: READ																																												
host addr	: 0x1001000																																												
1st sector	: 100																																												
count	: 6																																												
drive	: 0																																												
command	: READ																																												
host addr	: 0x2000																																												
DON addr	: 0x1001000																																												
count	: 2																																												
command	: NOP																																												
host addr	: -																																												
DON addr	: 0x1001400																																												
count	: 2																																												
command	: READ																																												
host addr	: 0x3000																																												
DON addr	: 0x1001800																																												
count	: 2																																												
<p>a controller responsive to the processor requests that creates a plurality of separate pending queues corresponding to each one of the plurality of peripheral devices for queuing the processor requests directed to a particular peripheral device in entries of a corresponding separate</p>	<p>Controller 200 supports multiple controllers, each containing at least one queue to hold disk requests directed to corresponding IDE disk drives. <i>See generally, Parks, 21:3-4, 22:23-56, 25:17-19, 25:62-66, 26:16-19.</i></p>																																												


Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Parks

Claim Language	Parks
pending queue,	 <p style="text-align: right;">FIG. 4</p>
wherein at least two separate peripheral devices process the processor requests simultaneously, after retrieving such processor requests from their respective separate pending queues,	Controller 200 supports multiple outstanding I/O requests on each drive, with operations on separate drives occurring simultaneously. <i>See generally, Parks, 17:65 to 19:4, 22:23-30, 26:16-19, 36:27-31.</i>
wherein the one or more requesting processors include dependency checking logic that generate non-blocking processor requests.	Controller 200 supports multiple outstanding I/Os on each drive with operations on separate drives occurring simultaneously. Controller 200 promotes read requests past write requests unless the read request is for a block that the write is going to write to (i.e., checking dependencies). <i>See generally, Parks, 36:29-31, 37:9-12.</i>
3. The data processing system according to claim 1, wherein the non-blocking processor requests are generated by running real-time processes.	The data processing system can handle requests regardless of their origin, and therefore the requests can inherently be generated by running real-time processes. <i>See generally, Parks, Fig. 4.</i>
10. A data processing system comprising:	<i>Parks</i> discloses a data processing system. <i>See generally, Parks, 14:13-40, 15:8-22, 20:66 to 21:3, Figs. 1, 4.</i>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Parks

Claim Language	Parks
	 <p style="text-align: right;">FIG. 1</p>  <p style="text-align: right;">FIG. 4</p>
<p>one or more requesting processors that generate non-blocking processor requests directed to one or more peripheral devices;</p>	<p><i>Parks</i> discloses a host computer with a processor that generates disk requests (i.e., processor requests) to multiple IDE disk drives and/or multiple arrays of IDE disk drives (i.e., peripheral devices) as shown in Fig. 4. <i>See generally, Parks</i>, 14:13-40, 58:9-19, Figs. 1, 4, 13.</p>



Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Parks

Claim Language	Parks
	 <p>The diagram illustrates a computer system architecture. On the left, a host computer is shown with a CPU and RAM connected to a vertical HOST BUS. This bus is connected to a vertical EISA bus. The EISA bus is divided into three sections: ADDRESS BUS, DATA BUS, and CONTROL BUS. A peripheral device, labeled 200, is connected to the EISA bus. Inside the peripheral device 200, there is a CPU, RAM, ROM, and a BMIC (Base Memory Interface Controller). A CACHE is also connected to the peripheral device. On the right side of the peripheral device, there are four pairs of IDE disk drives, each labeled IDE.</p> <p style="text-align: right;">FIG. 4</p>
<p>a plurality of peripheral devices that accept the non-blocking processor requests;</p>	<p><i>Parks</i> discloses multiple IDE disk drives and arrays of IDE disk drives that receive requests from the host computer. A request from the host to read from a disk is shown in Figure 13. See generally, <i>Parks</i>, 14:13-18, 22:23-30, 58:9-12, Figs. 1, 4.</p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Parks

Claim Language	Parks
	<div><div><div><div><div><div>Xfer</div><div>Dsk</div><div>Input</div><div>Clk</div><div>Usrc</div></div><div><div>(ntv)</div><div>(aha)</div></div></div><div>S/S READ</div><div>dsk Event completion interrupt</div><div>1st xfer complete interrupt</div><div>NOP xfer complete</div><div>2nd xfer complete interrupt</div></div><div><div>SOFTWARE PRIVILEGE LEVEL</div><div><div>inputUSR()</div><div>dskEnQ()</div><div>dskSR()</div><div>resume()</div><div>resume()</div><div>DONE</div></div><div><div><div>decode()</div><div>alloc()</div></div><div>dskCmd()</div><div>dskPIO()</div><div><div>xferCmd()</div><div><div>complete()</div><div>free()</div></div></div></div></div></div><div><div><div><div><div>Host Request</div><div><div>command : 5/5 READ</div><div>host addr : 0x1000</div><div>1st sector : 100</div><div>count : 3</div><div>drive : 0</div></div></div><div><div>dsk Request</div><div><div>command : READ</div><div>host addr : 0x1001000</div><div>1st sector : 100</div><div>count : 6</div><div>drive : 0</div></div></div><div><div>xfer Requests</div><div><div>command : READ</div><div>host addr. : 0x2000</div><div>DON addr : 0x1001000</div><div>count : 2</div></div><div><div>command : NOP</div><div>host addr. : -</div><div>DON addr : 0x1001400</div><div>count : 2</div></div><div><div>command : READ</div><div>host addr. : 0x3000</div><div>DON addr : 0x1001800</div><div>count : 2</div></div></div></div><div>Completion called 3 times</div></div><div><div><div>0x1000</div><div><div><div>address</div><div>cnt</div></div><div><div>0x2000</div><div>2</div></div><div><div>-1</div><div>2</div></div><div><div>-x3000</div><div>2</div></div></div></div><div><div>DDA allocated:</div><div>6 Read Buffers</div><div>1 dsk Request</div><div>3 xfer Requests</div></div><div>fork = 3, join = 0</div></div></div><div>FIG. 13</div></div>
a shared memory device; and	RAM is a shared memory device in Controller 200 for disk drives to read and write data from (shown in Figure 4). See generally, Parks, Fig. 4.

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Parks

Claim Language	Parks
	 <p style="text-align: right;">FIG. 4</p>
<p>a memory controller responsive to the non-blocking processor requests that creates a plurality of separate pending queues on the shared memory device corresponding to each one of the plurality of peripheral devices for queuing the non-blocking processor requests directed to a particular peripheral device in entries of a corresponding separate pending queue,</p>	<p>As shown in Figure 4, <i>Parks</i> describes a controller 200 that supports multiple controllers, each containing at least one queue to hold disk requests directed to corresponding IDE disk drives. <i>See generally, Parks</i>, 21:3-4, 22:23-56, 25:17-19, 25:62-66, 26:16-19.</p>  <p style="text-align: right;">FIG. 4</p>
<p>wherein at least two separate peripheral devices process the non-blocking processor requests simultaneously, after retrieving such non-blocking processor</p>	<p>Controller 200 supports multiple outstanding I/O requests on each drive, with operations on separate drives occurring simultaneously. <i>See generally, Parks</i>, 17:65 to 19:4, 22:23-30, 26:16-19, 36:27-31.</p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Parks

Claim Language	Parks
requests from their respective separate pending queues,	
wherein the entries include pointers that point to memory locations on the shared memory device.	Controller 200 gets a data buffer using “GetWriteBuffer()” from the shared memory RAM and assigns a variable in an entry for a queued I/O request to an IDE disk drive, to point to the buffer. <i>See generally, Parks</i> , col. 29, 26:12-16, Fig. 4.
12. The data processing system according to claim 10, wherein the non-blocking processor requests are prioritized in the pending queues such that the higher priority non-blocking processor requests are processed before the lower priority non-blocking processor requests.	Read requests are promoted past write requests unless the read is for a block that the write is going to write to. <i>See generally, Parks</i> , 37:9-11.


EXHIBIT H-3

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Sprunt



Claim Language	Sprunt
3. The data processing system according to claim 1, wherein the non-blocking processor requests are generated by running real-time processes.	<i>Sprunt</i> discloses non-blocking processor requests generated by real-time processes, such as periodic task sets for real-time systems. <i>See generally, Sprunt</i> at 152.

EXHIBIT H-4


Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Blount

Claim Language	Blount
<p>1. A data processing system comprising:</p>	<p><i>Blount</i> discloses communication protocols for a data processing system shown in Figure 7A. <i>See generally, Blount</i>, 1:15-17, Fig. 7A.</p>  <p style="text-align: center;">FIG. 7A</p>
<p>one or more requesting processors that generate processor requests directed to one or more peripheral devices;</p>	<p><i>Blount</i> discloses processor units 10A-10D, shown in one embodiment of the invention in Figure 2, that generate requests to peripheral devices such as the memories of the other processor units (shown in Figure 4). <i>See generally, Blount</i>, 3:7-15, 7:45-50, Figs. 2, 4.</p>


Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Blount

Claim Language	Blount
	 <p style="text-align: center;">FIG. 2</p>  <p style="text-align: center;">FIG. 4</p>
a plurality of peripheral devices that accept the processor requests; and	<p><i>Blount</i> discloses multiple memories (i.e., peripheral devices) in processing units, which accept processor requests. See generally, <i>Blount</i>, 5:10-20, 7:45-50, 10:36 to 11:7, Fig. 2.</p>


Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Blount

Claim Language	Blount
	 <p style="text-align: center;">FIG. 2</p>
<p>a controller responsive to the processor requests that creates a plurality of separate pending queues corresponding to each one of the plurality of peripheral devices for queuing the processor requests directed to a particular peripheral device in entries of a corresponding separate pending queue,</p>	<p>IMCS 36 maintains separate queues in each processor unit 10A-10D to queue memory requests directed to memory (MM) at each of processor units 10A-10D. <i>See generally, Blount, 9:27-41, 10:30-35, 15:52-61.</i></p>
<p>wherein at least two separate peripheral devices process the processor requests simultaneously, after retrieving such processor requests from their respective separate pending queues,</p>	<p><i>Blount</i> discloses managing concurrent requests in which one unit wants to write to a particular page at the same time another unit wants to read from it. <i>See generally, Blount, 4:45 to 5:2, 15:66-68, 7:11-15, 7:23-28.</i></p> <p>The requests are received on communication links like communication link 14 shown in Figure 2 and the message may be queued in a page-in request queue from which it is later taken by the server for processing or for copying the relevant data into its private data area (i.e., retrieving processor request). <i>See generally, Blount, 7:23-28, 10:30-35, 10:51-56, 15:55-58, 16:4-19, 17:3-11, Fig. 2.</i></p>



Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Blount

Claim Language	Blount
	 <p style="text-align: center;">FIG. 2</p>
<p>wherein the one or more requesting processors include dependency checking logic that generate non-blocking processor requests.</p>	<p><i>Blount</i> discloses a general purpose processor, which can inherently run software for dependency checking. <i>See generally, Blount</i>, 1:68 to 6:27.</p>
<p>3. The data processing system according to claim 1, wherein the non-blocking processor requests are generated by running real-time processes.</p>	<p>The data processing system can handle requests regardless of their origin, and therefore the requests can inherently be generated by running real-time processes. <i>See generally, Blount</i>, Figs. 2, 7A, 7B.</p>
<p>10. A data processing system comprising:</p>	<p><i>Blount</i> discloses communication protocols for a data processing system shown in Figure 7A. <i>See generally, Blount</i>, 1:15-17, Fig. 7A.</p>


Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Blount

Claim Language	Blount
	 <p style="text-align: center;">FIG. 7A</p>
<p>one or more requesting processors that generate non-blocking processor requests directed to one or more peripheral devices;</p>	<p><i>Blount</i> discloses processor units 10A-10D, shown in one embodiment of the invention in Figure 2, that generate requests to peripheral devices such as the memories of the other processor units, as shown in Figure 4. <i>See generally, Blount, 3:7-15, 7:45-50, Figs. 2, 4.</i></p>


Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Blount

Claim Language	Blount
	 <p style="text-align: center;">FIG. 2</p>  <p style="text-align: center;">FIG. 4</p> <p>The server will service concurrent requests. <i>See generally, Blount, 4:45 to 5:2, 15:66-68, 18:34-46.</i></p>
<p>a plurality of peripheral devices that accept the non-blocking processor requests;</p>	<p><i>Blount</i> discloses multiple memories from processing units (i.e., peripheral devices) which accept processor requests. Figure 2, an embodiment of the invention, shows memory (MM) located within multiple processing units. <i>See generally, Blount, 5:10-20, 7:45-50, 10:36 to 11:7, Fig. 2.</i></p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Blount

Claim Language	Blount
	 <p style="text-align: center;">FIG. 2</p> <p>The server will service concurrent requests. <i>See generally, Blount, 4:45 to 5:2, 15:66-68, 18:34-46.</i></p>
a shared memory device; and	<p><i>Blount</i> discloses a data buffer pool 43 that is shared between the servers, and is located on a shared memory device. <i>See generally, Blount, 3:7-15, 11:8-12, 14:50-60, Fig. 7A.</i></p>
a memory controller responsive to the non-blocking processor requests that creates a plurality of separate pending queues on the shared memory device corresponding to each one of the plurality of peripheral devices for queuing the non-blocking processor requests directed to a particular peripheral device in entries of a corresponding separate pending queue,	<p>IMCS 36 maintains separate queues in each processor unit 10A-10D to queue memory requests directed to memory (MM) at each of processor units 10A-10D. <i>See generally, Blount, 9:27-41, 10:30-35, 15:52-61.</i></p> <p>The server will service concurrent requests. <i>See generally, Blount, 4:45 to 5:2, 15:66-68, 18:34-46.</i></p>
wherein at least two separate peripheral devices process the non-blocking processor requests	<p><i>Blount</i> discloses managing concurrent requests in which one unit wants to write to a particular page at the same time another unit wants to read from it. <i>See generally, Blount, 4:52 to 5:2, 7:11-15, 7:23-28, 15:66-68.</i></p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Blount


Claim Language	Blount
<p>simultaneously, after retrieving such non-blocking processor requests from their respective separate pending queues,</p>	<p>The requests are received on communication links like communication link 14 shown in Figure 2 and the message may be queued in a page-in request queue from which it is later taken by the server for processing or for copying the relevant data into its private data area (i.e., retrieving processor request). <i>See generally, Blount, 7:23-28, 10:30-35, 10:51-56, 15:55-58, 16:4-19, 17:3-11, Fig. 2.</i></p>  <p style="text-align: center;">FIG. 2</p> <p>The server will service concurrent requests. <i>See generally, Blount, 4:45 to 5:2, 15:66-68, 18:34-46.</i></p>
<p>wherein the entries include pointers that point to memory locations on the shared memory device.</p>	<p>Entries contain data and control information and the control information can include pointers to the data to be read or written. <i>See generally, Blount, 10:21-29, 10:39-42. Blount teaches that a data buffer pool 43 is shared between the servers. See generally, Blount, 3:7-15, 14:50-60, Fig. 7A.</i></p>
<p>12. The data processing system according to claim 10, wherein the non-blocking processor requests are prioritized in the pending queues such that the higher priority non-blocking processor requests are processed before the lower priority non-blocking processor</p>	<p><i>Blount teaches that higher priority requests are processed before lower priority requests. See generally, Blount, 4:45 to 5:2, 14:37-46, 15:52-61.</i></p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Blount

Claim Language	Blount
requests.	

EXHIBIT H-5


Invalidity Claim Chart for U.S. Patent No. 5,812,799 - ELXSI

Claim Language	ELXSI
<p>1. A data processing system comprising:</p>	<p>The ELXSI System is a data processing system. <i>See generally, ELXSI System Foundation Guide, Fig. 2-1; ELXSI System Architecture at 1-1 to 1-4.</i></p>  <p style="text-align: center;">Figure 2-1. Components of the ELXSI System 6400</p>
<p>one or more requesting processors that generate processor requests directed to one or more peripheral devices;</p>	<p>The ELXSI System has multiple requesting processors that generate requests (messages) to multiple peripheral devices. <i>See generally, ELXSI System Foundation Guide at 2-1, 2-7, 2-19 to 2-20, 6-18, Fig. 2-1; ELXSI System Architecture at 1-1 to 1-4.</i></p>
<p>a plurality of peripheral devices that accept the processor requests; and</p>	<p>The peripheral devices accept the processor requests (messages). <i>See generally, ELXSI System Foundation Guide at 5-5 to 5-6; ELXSI System Architecture at 1-1 to 1-4, 13-7 to 13-8.</i></p>
<p>a controller responsive to the processor requests that creates a plurality of separate pending queues corresponding to each one of the plurality of peripheral devices for queuing the processor requests directed to a particular peripheral device</p>	<p>The ELXSI System has a controller that creates separate pending queues (funnels) that correspond to each one of the plurality of peripheral devices for queuing processor requests (messages). <i>See generally, ELXSI System Foundation Guide at 2-2, 2-5, 2-17 to 2-20, 5-1 to 5-2, 5-5, 5-5 n. 3; ELXSI System Architecture at 13-2 to 13-4.</i></p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - ELXSI

Claim Language	ELXSI
in entries of a corresponding separate pending queue,	
wherein at least two separate peripheral devices process the processor requests simultaneously, after retrieving such processor requests from their respective separate pending queues,	The peripheral devices simultaneously process requests (messages) after retrieving them from their respective pending queues (funnels). <i>See generally, ELXSI System Foundation Guide</i> at 5-5 to 5-6, 6-1; <i>ELXSI System Architecture</i> at 1-1, 13-7 to 13-8.
wherein the one or more requesting processors include dependency checking logic that generate non-blocking processor requests.	The requesting processors have dependency checking logic that generates non-blocking processor requests. <i>See generally, ELXSI System Foundation Guide</i> at 4-18 to 4-19, <i>ELXSI System Architecture</i> at 1-1.
3. The data processing system according to claim 1, wherein the non-blocking processor requests are generated by running real-time processes.	The requesting processors generate non-blocking requests by running real-time processes. <i>See generally, ELXSI System Foundation Guide</i> at 1-1, 1-4 to 1-6, 3-5; <i>ELXSI System Architecture</i> at 1-1.
10. A data processing system comprising:	The ELXSI System is a data processing system. <i>See generally, ELXSI System Foundation Guide</i> , Fig. 2-1; <i>ELXSI System Architecture</i> at 1-1 to 1-4.

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - ELXSI

Claim Language	ELXSI
	 <p style="text-align: center;">Figure 2-1. Components of the ELXSI System 6400</p>
one or more requesting processors that generate non-blocking processor requests directed to one or more peripheral devices;	The ELXSI System has multiple requesting processors that generate non-blocking requests (messages) to multiple peripheral devices. <i>See generally, ELXSI System Foundation Guide at 2-1, 2-7, 2-19 to 2-20, 6-18, Fig. 2-1; ELXSI System Architecture at 1-1 to 1-4.</i>
a plurality of peripheral devices that accept the non-blocking processor requests;	The peripheral devices accept the processor requests (messages). <i>See generally, ELXSI System Foundation Guide at 5-5 to 5-6; ELXSI System Architecture at 1-1 to 1-4, 13-7 to 13-8.</i>
a shared memory device; and	The ELXSI System has a shared memory device. <i>See generally, ELXSI System Foundation Guide at 5-5, 5-5 n.3, 5-22.</i>
a memory controller responsive to the non-blocking processor requests that creates a plurality of separate pending queues on the shared memory device corresponding to each one of the plurality of peripheral devices for queuing the non-blocking	The ELXSI System has a controller that creates separate pending queues (funnels) that correspond to each one of the plurality of peripheral devices for queuing processor requests (messages). <i>See generally, ELXSI System Foundation Guide at 2-2, 2-5, 2-17 to 2-20, 5-1 to 5-2, 5-5, 5-5 n. 3; ELXSI System Architecture at 13-2 to 13-4.</i>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - ELXSI

Claim Language	ELXSI
processor requests directed to a particular peripheral device in entries of a corresponding separate pending queue,	
wherein at least two separate peripheral devices process the non-blocking processor requests simultaneously, after retrieving such non-blocking processor requests from their respective separate pending queues,	The peripheral devices simultaneously process requests (messages) after retrieving them from their respective pending queues (funnels). <i>See generally, ELXSI System Foundation Guide</i> at 5-5 to 5-6, 6-1; <i>ELXSI System Architecture</i> at 1-1, 13-7 to 13-8.
wherein the entries include pointers that point to memory locations on the shared memory device.	
12. The data processing system according to claim 10, wherein the non-blocking processor requests are prioritized in the pending queues such that the higher priority non-blocking processor requests are processed before the lower priority non-blocking processor requests.	The higher priority processor requests (messages) are processed before the lower priority processor requests. <i>See generally, ELXSI System Foundation Guide</i> at 3-17, 3-17 n. 1, 5-11; <i>ELXSI System Architecture</i> at 13-26 to 13-28.

EXHIBIT H-6

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Pang

Claim Language	Pang
1. A data processing system comprising:	<p><i>Pang</i> discloses a data processing system. <i>See generally, Pang, Fig. 2.</i></p> <p>FIG. 2</p>
one or more requesting processors that generate processor requests directed to one or more peripheral devices;	<p>A requesting processor (CPU) generates requests to peripheral devices. <i>See generally, Pang, 1:21-23, 4:7-11, 4:53-65, Figs. 2, 5.</i></p> <p>FIG. 5</p>
a plurality of peripheral devices that accept the processor requests; and	<p>The peripheral devices accept processor requests. <i>See generally, Pang, 4:7-11, 6:22-24, 13:25-31, Figs. 2, 5.</i></p>
a controller responsive to the processor requests that creates a plurality of	<p>A controller responsive to processor requests creates a plurality of separate pending queues (buffer chaining mode lists) that correspond to the peripheral devices. <i>See generally, Pang, 1:62-</i></p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Pang

Claim Language	Pang
separate pending queues corresponding to each one of the plurality of peripheral devices for queuing the processor requests directed to a particular peripheral device in entries of a corresponding separate pending queue,	67, 4:53-65, 5:14-22, 13:46-60, Figs. 1, 2, 11.
	<p style="text-align: center;">FIG. 11</p> <p style="text-align: center;">FIG. 1</p>
wherein at least two separate peripheral devices process the processor requests simultaneously, after retrieving such processor	Peripheral devices retrieve and then process requests from their respective pending queues (buffer chaining mode lists). See generally, Pang, 6:22-24, 13:25-31.



Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Pang

Claim Language	Pang
requests from their respective separate pending queues,	
wherein the one or more requesting processors include dependency checking logic that generate non-blocking processor requests.	The processor (CPU) is a general purpose processor, which inherently has software for dependency checking. <i>See generally, Pang, Figs. 2, 5.</i>
3. The data processing system according to claim 1, wherein the non-blocking processor requests are generated by running real-time processes.	The data processing system can handle requests regardless of their origin, and therefore the requests can inherently be generated by running real-time processes. <i>See generally, Pang, Figs. 2, 5.</i>
10. A data processing system comprising:	<p><i>Pang</i> discloses a data processing system. <i>See generally, Pang, Fig. 2.</i></p> <p style="text-align: center;">FIG. 2</p>
one or more requesting processors that generate non-blocking processor requests directed to one	A requesting processor (CPU) generates requests to peripheral devices. <i>See generally, Pang, 1:21-23, 4:7-11, 4:53-65, Figs. 2, 5.</i> The processor requests are non-blocking. <i>See generally, Pang,</i>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Pang

<p>Claim Language</p>	<p>Pang</p>
<p>or more peripheral devices;</p>	<p>1:18-21.</p>
<p>a plurality of peripheral devices that accept the non-blocking processor requests;</p>	<p>The peripheral devices accept processor requests. <i>See generally, Pang, 4:7-11, 6:22-24, 13:25-31, Figs. 2, 5.</i></p>
<p>a shared memory device; and</p>	<p>A controller generates the pending queues (buffer chaining mode lists) from a free pool of buffers on shared memory. <i>See generally, Pang, 12:12-50, Figs. 9, 10.</i></p>
<p></p>	

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Pang

Claim Language	Pang
	 <p style="text-align: center;">FIG. 10</p>
<p>a memory controller responsive to the non-blocking processor requests that creates a plurality of separate pending queues on the shared memory device corresponding to each one of the plurality of peripheral devices for queuing the non-blocking processor requests directed to a particular peripheral device in entries of a corresponding separate pending queue,</p>	<p>A controller responsive to processor requests creates a plurality of separate pending queues (buffer chaining mode lists) that correspond to the peripheral devices. <i>See generally, Pang, 1:62-67, 4:53-65, 5:14-22, 13:46-60, Figs. 1, 2, 11.</i></p>  <p style="text-align: center;">FIG. 11</p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Pang

Claim Language	Pang
	<p style="text-align: center;">FIG. 1</p>
<p>wherein at least two separate peripheral devices process the non-blocking processor requests simultaneously, after retrieving such non-blocking processor requests from their respective separate pending queues,</p>	<p>Peripheral devices retrieve and then process requests from their respective pending queues (buffer chaining mode lists). <i>See generally, Pang, 6:22-24, 13:25-31.</i></p>
<p>wherein the entries include pointers that point to memory locations on the shared memory device.</p>	
<p>12. The data processing system according to claim 10, wherein the non-blocking processor requests are prioritized in the pending queues such that the higher priority non-blocking processor</p>	<p>The processor requests are prioritized in the pending queues such that the higher priority requests are at least sometimes processed before the lower priority requests. <i>See generally, Pang, 4:58-63, 9:60-67.</i></p>

Invalidity Claim Chart for U.S. Patent No. 5,812,799 - Pang

Claim Language	Pang
requests are processed before the lower priority non-blocking processor requests.	

Table 1

Abbreviated Name	Full Citation / Note
<i>Blount</i>	U.S. Patent No. 5,253,342 (Oct. 12, 1993).
<i>ELXSI System 6400</i>	Described by, for example, <i>ELXSI System Foundation Guide</i> and <i>ELXSI System Architecture</i> .
<i>ELXSI System Architecture</i>	“System Architecture,” ELXSI (2d Ed. Oct. 1983).
<i>ELXSI System Foundation Guide</i>	“System Foundation Guide,” ELXSI (1st Ed. Oct. 1987).
<i>IEEE Standard 1212.1</i>	“IEEE Standard for Communicating Among Processors and Peripherals Using Shared Memory (Direct Memory Access—DMA),” IEEE (1994).
<i>Pang</i>	U.S. Patent No. 5,826,106 (Oct. 20, 1998).
<i>Parks</i>	U.S. Patent No. 5,530,960 (June 25, 1996).
<i>PSI System</i>	Sony PlayStation system described by, for example, <i>PSX CPU User’s Manual</i> and <i>PSX CPU and Peripheral Specifications</i> .
<i>PSX CPU and Peripheral Specifications</i>	“CPU and Peripheral Specifications,” v. 1.3 (Nov. 18, 1994).
<i>PSX CPU User’s Manual</i>	“PSX CPU User’s Manual,” v. 1.1 (1994).
<i>Sprunt</i>	Sprunt et al., “Priority-Driven, Preemptive I/O Controllers for Real-Time Systems,” IEEE (1988).

Table 2 - Prior Art

Reference / System
<i>Blount</i>
<i>ELXSI System 6400</i>
<i>ELXSI System Architecture</i>
<i>ELXSI System Foundation Guide</i>
<i>IEEE Standard 1212.1</i>
<i>Pang</i>
<i>Parks</i>
<i>PSI System</i>
<i>PSX CPU and Peripheral Specifications</i>
<i>PSX CPU User's Manual</i>

Table 3 - Prior Art

Reference / System
<i>Sprunt</i>